

Elaine Ou

6 Coleman Place #6 ▪ Menlo Park, Calif 94025
626 482 2636 ▪ elaineo@stanford.edu

EDUCATION

Stanford University

Ph.D. in Electrical Engineering (*GPA: 3.79/4.00*)

Minor in Management Science and Engineering

- National Defense Science and Engineering Graduate Fellow
- Thesis: *Array Architecture for a Nonvolatile 3-Dimensional Cross-point Memory*
- Developed a resistance-change memory architecture from concept to post-fabrication testing

Stanford, Calif.
2005 – 2010
(*expected 01/10*)

Harvard University

M.S. in Computer Science (*GPA: 3.80/4.00*)

- Teaching Fellow, Lecturer for CS141: Computing Hardware
- Designed and patented a high-speed error-correction circuit implementing asynchronous logic (*US Patent #7546517*)

Cambridge, Mass.
2003 – 2005

California Institute of Technology

B.S. in Electrical Engineering (with honors) (*GPA: 3.60/4.00*)

- Doris Perpall Speaking Award for Excellence in Communication (Caltech Undergraduate Research Fellowship)
- Research assistant in Caltech Asynchronous VLSI Group
- Participated in design of asynchronous 80C51 microcontroller
- Developed software tools to automate the optimization of asynchronous memory systems

Pasadena, Calif.
1999 – 2003

EXPERIENCE

SanDisk Corporation

3D Technology Engineer

- Evaluated prototypes for experimental 3-dimensional memory technology and advised on directions for future implementations

Milpitas, Calif.
Summer 2008

Osha - Liang LLP

Technical Consultant

- Provided technical expertise for patent litigation involving Flash memory
- Worked with a team of attorneys to review intellectual property and screen pertinent documents

Santa Clara, Calif.
2006

Intel Corporation

Flash Products Engineer

- Designed error-correction hardware implementing BCH codes for multilevel Flash memory

Folsom, Calif.
Summer 2004

Situs Logic

Senior Design Engineer

- Developed CAD tools for asynchronous circuit design and layout
- Designed hardware prototypes to demonstrate asynchronous pulse logic

Pasadena, Calif.
2003 – 2004

OTHER

- Fluent in Mandarin
- Strong coding skills in C/C++, Matlab
- Experience with Cadence and Xilinx design tools
- Competitive member of Stanford University Triathlon Team
- Aero Association of Caltech/JPL — Private Pilot; Secretary (2000—2003)
- Captain of the Caltech Flying Team (2001—2003)